Mario Kart 64
|
Go to the source code of this file.
#define BOOT_ADDRESS_COSIM 0x80002000 |
#define BOOT_ADDRESS_EMU 0x20010000 |
#define BOOT_ADDRESS_INDY 0x88100000 |
#define BOOT_ADDRESS_ULTRA 0x80000400 |
#define CONT_A 0x8000 |
#define CONT_ABSOLUTE 0x0001 |
#define CONT_ADDR_CRC_ER 0x04 |
#define CONT_B 0x4000 |
#define CONT_C 0x0002 |
#define CONT_CARD_ON 0x01 |
#define CONT_CARD_PULL 0x02 |
#define CONT_D 0x0004 |
#define CONT_DOWN 0x0400 |
#define CONT_E 0x0008 |
#define CONT_EEP16K 0x4000 |
#define CONT_EEPROM 0x8000 |
#define CONT_EEPROM_BUSY 0x80 |
#define CONT_F 0x0001 |
#define CONT_G 0x2000 |
#define CONT_JOYPORT 0x0004 |
#define CONT_L 0x0020 |
#define CONT_LEFT 0x0200 |
#define CONT_NO_RESPONSE_ERROR 0x8 |
#define CONT_OVERRUN_ERROR 0x4 |
#define CONT_R 0x0010 |
#define CONT_RELATIVE 0x0002 |
#define CONT_RIGHT 0x0100 |
#define CONT_START 0x1000 |
#define CONT_TYPE_MASK 0x1f07 |
#define CONT_TYPE_MOUSE 0x0002 |
#define CONT_TYPE_NORMAL 0x0005 |
#define CONT_UP 0x0800 |
#define EEP16K_MAXBLOCKS 256 |
#define EEPROM_BLOCK_SIZE 8 |
#define EEPROM_MAXBLOCKS 64 |
#define EEPROM_TYPE_16K 0x02 |
#define EEPROM_TYPE_4K 0x01 |
#define LEO_BLOCK_MODE 1 |
#define LEO_SECTOR_MODE 3 |
#define LEO_TRACK_MODE 2 |
#define MAXCONTROLLERS 4 |
#define OS_APP_NMI_BUFSIZE 64 |
#define OS_EVENT_CART 2 /* Cartridge interrupt: used by rmon */ |
#define OS_EVENT_CPU_BREAK 10 /* CPU breakpoint: used by rmon */ |
#define OS_EVENT_RDB_ACK_PROF 22 |
#define OS_EVENT_RDB_DBG_DONE 20 |
#define OS_EVENT_RDB_FLUSH_PROF 21 |
#define OS_EVENT_SI 5 /* SI (controller) interrupt */ |
#define OS_EVENT_SP_BREAK 11 /* SP breakpoint: used by rmon */ |
#define OS_IM_AI 0x00040401 |
#define OS_IM_ALL 0x003fff01 |
#define OS_IM_CART 0x00000c01 |
#define OS_IM_COUNTER 0x00008401 |
#define OS_IM_CPU 0x0000ff01 |
#define OS_IM_DP 0x00200401 |
#define OS_IM_NONE 0x00000001 |
#define OS_IM_PI 0x00100401 |
#define OS_IM_PRENMI 0x00001401 |
#define OS_IM_RDBREAD 0x00004401 |
#define OS_IM_RDBWRITE 0x00002401 |
#define OS_IM_SI 0x00020401 |
#define OS_IM_SP 0x00010401 |
#define OS_IM_SW1 0x00000501 |
#define OS_IM_SW2 0x00000601 |
#define OS_IM_VI 0x00080401 |
#define OS_MESG_BLOCK 1 |
#define OS_MESG_NOBLOCK 0 |
#define OS_MESG_PRI_HIGH 1 |
#define OS_MESG_PRI_NORMAL 0 |
#define OS_MESG_TYPE_BASE (10) |
#define OS_MESG_TYPE_COUNTER (OS_MESG_TYPE_BASE+4) |
#define OS_MESG_TYPE_DMAREAD (OS_MESG_TYPE_BASE+1) |
#define OS_MESG_TYPE_DMAWRITE (OS_MESG_TYPE_BASE+2) |
#define OS_MESG_TYPE_EDMAREAD (OS_MESG_TYPE_BASE+5) |
#define OS_MESG_TYPE_EDMAWRITE (OS_MESG_TYPE_BASE+6) |
#define OS_MESG_TYPE_LOOPBACK (OS_MESG_TYPE_BASE+0) |
#define OS_MESG_TYPE_VRETRACE (OS_MESG_TYPE_BASE+3) |
#define OS_MIN_STACKSIZE 72 |
#define OS_NUM_EVENTS 23 |
#define OS_PFS_VERSION 0x0200 |
#define OS_PFS_VERSION_HI (OS_PFS_VERSION >> 8) |
#define OS_PFS_VERSION_LO (OS_PFS_VERSION & 255) |
#define OS_PIM_STACKSIZE 4096 |
#define OS_PM_16K 0x0006000 |
#define OS_PM_16M 0x1ffe000 |
#define OS_PM_1M 0x01fe000 |
#define OS_PM_256K 0x007e000 |
#define OS_PM_4K 0x0000000 |
#define OS_PM_4M 0x07fe000 |
#define OS_PM_64K 0x001e000 |
#define OS_PRIORITY_APPMAX 127 |
#define OS_PRIORITY_MAX 255 |
#define OS_PRIORITY_PIMGR 150 |
#define OS_PRIORITY_RMON 250 |
#define OS_PRIORITY_RMONSPIN 200 |
#define OS_PRIORITY_SIMGR 140 |
#define OS_PRIORITY_VIMGR 254 |
#define OS_SIM_STACKSIZE 4096 |
#define OS_STATE_RUNNABLE 2 |
#define OS_STATE_RUNNING 4 |
#define OS_STATE_STOPPED 1 |
#define OS_STATE_WAITING 8 |
#define OS_TV_MPAL 2 |
#define OS_TV_NTSC 1 |
#define OS_TV_PAL 0 |
#define OS_VI_BIT_16PIXEL 0x0040 |
#define OS_VI_BIT_32PIXEL 0x0080 |
#define OS_VI_BIT_ANTIALIAS 0x0010 |
#define OS_VI_BIT_HIRES 0x0200 |
#define OS_VI_BIT_LORES 0x0100 |
#define OS_VI_BIT_NTSC 0x0400 |
#define OS_VI_BIT_PAL 0x0800 |
#define OS_VI_BIT_POINTSAMPLE 0x0020 |
#define OS_VI_DITHER_FILTER_OFF 0x0080 |
#define OS_VI_DITHER_FILTER_ON 0x0040 |
#define OS_VI_DIVOT_OFF 0x0020 |
#define OS_VI_DIVOT_ON 0x0010 |
#define OS_VI_GAMMA_DITHER_OFF 0x0008 |
#define OS_VI_GAMMA_DITHER_ON 0x0004 |
#define OS_VI_GAMMA_OFF 0x0002 |
#define OS_VI_GAMMA_ON 0x0001 |
#define OS_VI_MPAL_HAF1 39 |
#define OS_VI_MPAL_HAN1 38 |
#define OS_VI_MPAL_HPF1 37 |
#define OS_VI_MPAL_HPF2 41 |
#define OS_VI_MPAL_HPN1 36 |
#define OS_VI_MPAL_HPN2 40 |
#define OS_VI_MPAL_LAF1 31 |
#define OS_VI_MPAL_LAF2 35 |
#define OS_VI_MPAL_LAN1 30 |
#define OS_VI_MPAL_LAN2 34 |
#define OS_VI_MPAL_LPF1 29 |
#define OS_VI_MPAL_LPF2 33 |
#define OS_VI_MPAL_LPN2 32 |
#define OS_VI_NTSC_HAF1 11 |
#define OS_VI_NTSC_HAN1 10 |
#define OS_VI_NTSC_HPF1 9 |
#define OS_VI_NTSC_HPF2 13 |
#define OS_VI_NTSC_HPN1 8 |
#define OS_VI_NTSC_HPN2 12 |
#define OS_VI_NTSC_LAF1 3 |
#define OS_VI_NTSC_LAF2 7 |
#define OS_VI_NTSC_LAN1 2 |
#define OS_VI_NTSC_LAN2 6 |
#define OS_VI_NTSC_LPF1 1 |
#define OS_VI_NTSC_LPF2 5 |
#define OS_VI_NTSC_LPN2 4 |
#define OS_VI_PAL_HAF1 25 |
#define OS_VI_PAL_HAN1 24 |
#define OS_VI_PAL_HPF1 23 |
#define OS_VI_PAL_HPF2 27 |
#define OS_VI_PAL_HPN1 22 |
#define OS_VI_PAL_HPN2 26 |
#define OS_VI_PAL_LAF1 17 |
#define OS_VI_PAL_LAF2 21 |
#define OS_VI_PAL_LAN1 16 |
#define OS_VI_PAL_LAN2 20 |
#define OS_VI_PAL_LPF1 15 |
#define OS_VI_PAL_LPF2 19 |
#define OS_VI_PAL_LPN2 18 |
#define OS_VIM_STACKSIZE 4096 |
#define PFS_CREATE 2 |
#define PFS_ERR_CONTRFAIL CONT_OVERRUN_ERROR |
#define PFS_ERR_INCONSISTENT 3 /* need to run Pfschecker */ |
#define PFS_FILE_EXT_LEN 4 |
#define PFS_FILE_NAME_LEN 16 |
#define PFS_INITIALIZED 0x1 |
#define PFS_MAX_BANKS 62 |
#define PFS_READ 0 |
#define PFS_WRITE 1 |
#define PI_DOMAIN1 0 |
#define PI_DOMAIN2 1 |
#define PROF_MIN_INTERVAL 50 /* microseconds */ |
#define R_JPAD CONT_RIGHT |
#define RCP_IMASK 0x003f0000 |
#define RCP_IMASKSHIFT 16 |
#define START_BUTTON CONT_START |